Synchronization is achieved by a timing device called a clock pulse generator. It is optional to represent the enable signal in encoders. If necessary, use Kmaps for simplifying. I will try to give a somewhat different view on this question. The previous outputs of first and second D flip-flops are right shifted by one bit.
nest...